Provide PDF Format
JEDEC JEP119A
- A PROCEDURE FOR EXECUTING SWEAT
- standard by JEDEC Solid State Technology Association, 08/01/2003
- Publisher: JEDEC
$37.00$74.00
This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96.
Related Products
JEDEC JESD51-8
INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - JUNCTION-TO-BOARD..
$28.00 $56.00
JEDEC JESD 82-13A
DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100,..
$30.00 $59.00
JEDEC JEP150
STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SUR..
$30.00 $60.00
JEDEC JESD73-4
STANDARD FOR DESCRIPTION OF 3877 - 2.5 V, DUAL 5-BIT, 2-PORT, DDR FET SWITCH..
$26.00 $51.00