• Your shopping cart is empty!

  • JEDEC JEP119A
Provide PDF Format

Learn More

JEDEC JEP119A

  • A PROCEDURE FOR EXECUTING SWEAT
  • standard by JEDEC Solid State Technology Association, 08/01/2003
  • Publisher: JEDEC

$37.00$74.00


This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96.

Product Details

Published:
08/01/2003
Number of Pages:
32
File Size:
1 file , 270 KB

Related Products

JEDEC JESD30E

JEDEC JESD30E

DESCRIPTIVE DESIGNATION SYSTEM FOR SEMICONDUCTOR-DEVICE PACKAGES..

$36.00 $72.00

JEDEC JESD55

JEDEC JESD55

STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES..

$31.00 $62.00

JEDEC JESD 78B

JEDEC JESD 78B

IC LATCH-UP TEST..

$36.00 $72.00

JEDEC JESD8-7A

JEDEC JESD8-7A

ADDENDUM No. 7 to JESD8 - 1.8 V + -0.15 V (NORMAL RANGE), AND 1.2 V - 1.95 V (WIDE RANGE) POWER SUPP..

$27.00 $54.00