Provide PDF Format
JEDEC JEP122G
- FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES
- standard by JEDEC Solid State Technology Association, 10/01/2011
- Publisher: JEDEC
$82.00$163.00
This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method.
Related Products
JEDEC JESD51-8
INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - JUNCTION-TO-BOARD..
$28.00 $56.00
JEDEC JESD 82-13A
DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100,..
$30.00 $59.00
JEDEC JEP150
STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SUR..
$30.00 $60.00
JEDEC JESD73-4
STANDARD FOR DESCRIPTION OF 3877 - 2.5 V, DUAL 5-BIT, 2-PORT, DDR FET SWITCH..
$26.00 $51.00