Provide PDF Format
JEDEC JEP122G
- FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES
- standard by JEDEC Solid State Technology Association, 10/01/2011
- Publisher: JEDEC
$82.00$163.00
This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method.
Related Products
JEDEC JESD63
STANDARD METHOD FOR CALCULATING THE ELECTROMIGRATION MODEL PARAMETERS FOR CURRENT DENSITY AND TEMPER..
$39.00 $78.00
JEDEC JESD24-12
THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)..
$28.00 $56.00
