• JEDEC JEP126
Provide PDF Format

Learn More

JEDEC JEP126

  • GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS
  • standard by JEDEC Solid State Technology Association, 05/01/1996
  • Publisher: JEDEC

$24.00$48.00


This publication provides a guideline to suppliers of IC components with a template for documenting the numerical simulation assumptions. In addition this guideline also suggests a model environment to reference when comparing various packages or component suppliers. This publication should improve the communication between the package model suppliers. This publication should improve the communication between the package model supplier and the end user.

Related Products

JEDEC JESD10 (R2002)

JEDEC JESD10 (R2002)

LOW FREQUENCY POWER TRANSISTORS..

$96.00 $191.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD68.01

JEDEC JESD68.01

COMMON FLASH INTERFACE (CFI)..

$30.00 $60.00

JEDEC J-STD-609

JEDEC J-STD-609

MARKING AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUT..

$30.00 $59.00