• Your shopping cart is empty!

  • JEDEC JEP126
Provide PDF Format

Learn More

JEDEC JEP126

  • GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS
  • standard by JEDEC Solid State Technology Association, 05/01/1996
  • Publisher: JEDEC

$24.00$48.00


This publication provides a guideline to suppliers of IC components with a template for documenting the numerical simulation assumptions. In addition this guideline also suggests a model environment to reference when comparing various packages or component suppliers. This publication should improve the communication between the package model suppliers. This publication should improve the communication between the package model supplier and the end user.

Product Details

Published:
05/01/1996
Number of Pages:
8
File Size:
1 file , 240 KB

Related Products

JEDEC JEP154

JEDEC JEP154

GUIDELINE FOR CHARACTERIZING SOLDER BUMP ELECTROMIGRATION UNDER CONSTANT CURRENT AND TEMPERATURE STR..

$38.00 $76.00

JEDEC JESD82-30

JEDEC JESD82-30

LRDIMM DDR3 MEMORY BUFFER (MB)..

$34.00 $67.00

JEDEC JESD82-15

JEDEC JESD82-15

STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS..

$31.00 $62.00

JEDEC JESD205

JEDEC JESD205

FBDIMM STANDARD: DDR2 SDRAM FULLY BUFFERED DIMM (FBDIMM) DESIGN SPECIFICATION..

$96.00 $191.00