Provide PDF Format
JEDEC JEP147
- PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)
- standard by JEDEC Solid State Technology Association, 10/01/2003
- Publisher: JEDEC
$27.00$53.00
This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote - usually found around the specification of pin parasitics - to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.
Related Products
JEDEC JESD 22-A121A (R2014)
MEASURING WHISKER GROWTH ON TIN AND TIN ALLOY SURFACE FINISHES..
$37.00 $74.00
JEDEC JESD84-B42
MULTIMEDIACARD (MMC) ELECTRICAL STANDARD, HIGH CAPACITY (MMCA, 4.2)..
$104.00 $208.00