• JEDEC JEP147
Provide PDF Format

Learn More

JEDEC JEP147

  • PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)
  • standard by JEDEC Solid State Technology Association, 10/01/2003
  • Publisher: JEDEC

$27.00$53.00


This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote - usually found around the specification of pin parasitics - to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.

Related Products

JEDEC JESD 84-C01

JEDEC JESD 84-C01

MULTIMEDIACARD (MMC) MECHANICAL STANDARD..

$34.00 $67.00

JEDEC JESD8-25

JEDEC JESD8-25

POD10 - 1.0 V Pseudo Open Drain Interface..

$28.00 $56.00

JEDEC JESD 22-B114

JEDEC JESD 22-B114

MARK LEGIBILITY..

$27.00 $54.00

JEDEC JESD204B.01

JEDEC JESD204B.01

Serial Interface for Data Converters..

$96.00 $191.00