• JEDEC JEP147
Provide PDF Format

Learn More

JEDEC JEP147

  • PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)
  • standard by JEDEC Solid State Technology Association, 10/01/2003
  • Publisher: JEDEC

$27.00$53.00


This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote - usually found around the specification of pin parasitics - to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.

Related Products

JEDEC JESD22-A117C

JEDEC JESD22-A117C

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST..

$31.00 $62.00

JEDEC JESD28-1

JEDEC JESD28-1

N-CHANNEL MOSFET HOT CARRIER DATA ANALYSIS..

$27.00 $54.00

JEDEC JESD22-B115A.01

JEDEC JESD22-B115A.01

SOLDER BALL PULL..

$34.00 $67.00

JEDEC JESD8-13

JEDEC JESD8-13

SCALABLE LOW-VOLTAGE SIGNALING FOR 400 MV (SLVS-400)..

$27.00 $53.00