Provide PDF Format
JEDEC JEP156
- CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION
- standard by JEDEC Solid State Technology Association, 03/01/2009
- Publisher: JEDEC
$34.00$67.00
This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as well as individual solid state surface-mount products.
Related Products
JEDEC JEP147
PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)..
$27.00 $53.00
JEDEC JESD87
STANDARD TEST STRUCTURE FOR RELIABILITY ASSESSMENT OF AlCu METALLIZATIONS WITH BARRIER MATERIALS..
$27.00 $54.00
