• JEDEC JEP163
Provide PDF Format

Learn More

JEDEC JEP163

  • SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS
  • standard by JEDEC Solid State Technology Association, 09/01/2015
  • Publisher: JEDEC

$36.00$72.00


This publication is intended as a guideline to develop and establish conditions for burn-in and life test of MIL-PRF-38535 QML integrated circuits. These guidelines are intended to provide manufacturers with a consistent means of defining burn-in and life test stress and electrical test requirements acceptable to user organizations and for the development of Standard Military Drawings.

Related Products

JEDEC JEP158

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliabilit..

$31.00 $62.00

JEDEC JESD8-19

JEDEC JESD8-19

POD18 - 1.8 V Pseudo Open Drain I/O..

$27.00 $54.00

JEDEC JESD671B

JEDEC JESD671B

Component Quality Problem Analysis and Corrective Action Requirements (Including Administrative Qual..

$30.00 $59.00

JEDEC JESD49A.01

JEDEC JESD49A.01

PROCUREMENT STANDARD FOR KNOWN GOOD DIE (KGD)..

$30.00 $60.00