Provide PDF Format
JEDEC JEP69-B (R1999)
- PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS
- standard by JEDEC Solid State Technology Association, 11/01/1973
- Publisher: JEDEC
$24.00$48.00
This publication indicates preferred pinouts for FETs in various package designs.
Related Products
JEDEC JESD 482-A (R2002)
LIST OF PREFERRED VALUES FOR USE ON VARIOUS TYPES OF SMALL SIGNAL AND REGULATOR DIODES..
$24.00 $48.00
JEDEC JESD 82-24
DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS..
$36.00 $72.00
