• JEDEC JESD 12-6
Provide PDF Format

Learn More

JEDEC JESD 12-6

  • ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS
  • Amendment by JEDEC Solid State Technology Association, 03/01/1991
  • Publisher: JEDEC

$27.00$54.00


This standard defines logic interface levels for CMOS, TTL, ECL, and BiCC inputs and outputs. This standard is intended to provide an industry-wide set of specifications, for Application Specific Integrated Circuit (ASIC) signal inputs and outputs, both necessary and sufficient to define a circuits electrical interfacing with the external environment. JESD12-6 is intended to provide the ASIC manufacturer and user with a common set of signal interface levels. The standard defines interface levels for 5 volt operation.

Related Products

JEDEC JESD20

JEDEC JESD20

STANDARD FOR DESCRIPTION OF 54/74ACXXXXX AND 54/74ACTXXXXX ADVANCED HIGH-SPEED CMOS DEVICES..

$96.00 $191.00

JEDEC JEP144

JEDEC JEP144

GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES..

$37.00 $74.00

JEDEC JESD47I

JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$36.00 $72.00

JEDEC JEP160

JEDEC JEP160

Long-Term Storage for Electronic Solid-State Wafers, Dice, and Devices..

$34.00 $67.00