Provide PDF Format
JEDEC JESD 22-A117B
- ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST
- standard by JEDEC Solid State Technology Association, 03/01/2009
- Publisher: JEDEC
$31.00$62.00
This method establishes a standard procedure for determining the data cycling endurance and data retention capability of non-volatile memory cells. It is intended as a qualification and monitor test procedure. This test is also applicable to FLASH EEPROM integrated circuits and Erasable Programmable Logic Devices (EPLD) with embedded EEPROM or FLASH memory.
Related Products
JEDEC J-STD-609A.01
AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES..
$30.00 $59.00
JEDEC JESD51-51
Implementation of the Electrical Test Method for the Measurement of Real Thermal Resistance and Impe..
$36.00 $72.00
