Provide PDF Format

JEDEC JESD 24-7 (R2002)

ADDENDUM No. 7 to JESD24 - COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt DURING REVERSE RECOVERY OF POWER TRANSISTORS
Amendment by JEDEC Solid State Technology Association, 08/01/1982
Publisher: JEDEC

$26.00$51.00

Defines methods for verifying the diode recovery stress capability of power transistors.

Product Details

LIST OF PREFERRED VALUES FOR USE ON VARIOUS TYPES OF SMALL SIGNAL AND REGULATOR DIODES..

$24.00 $48.00

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS..

$36.00 $72.00

HIGH BANDWIDTH MEMORY (HBM) DRAM..

$96.00 $191.00

UNIVERSAL FLASH STORAGE (UFS) CARD EXTENSION..

$31.00 $62.00