• Your shopping cart is empty!

  • JEDEC JESD 24-9 (R2002)
Provide PDF Format

Learn More

JEDEC JESD 24-9 (R2002)

  • ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD
  • Amendment by JEDEC Solid State Technology Association, 08/01/1992
  • Publisher: JEDEC

$26.00$51.00


Test method to determine how long a device can survive a short circuit condition with a given drive level.

Product Details

Published:
08/01/1992
Number of Pages:
10
File Size:
1 file , 130 KB

Related Products

JEDEC JEP144

JEDEC JEP144

GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES..

$37.00 $74.00

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES..

$38.00 $76.00

JEDEC J-STD-033C

JEDEC J-STD-033C

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFAC..

$37.00 $74.00

JEDEC JESD7-A

JEDEC JESD7-A

STANDARD FOR DESCRIPTION OF 54/74HCXXXX AND 54/74HCTXXXX HIGH SPEED CMOS DEVICES..

$71.00 $141.00