Provide PDF Format

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
standard by JEDEC Solid State Technology Association, 04/01/2010
Publisher: JEDEC

$34.00$67.00

Description

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

Product Details

Published:: 04/01/2010
Number of Pages:: 26
File Size:: 1 file , 240 KB

Related Products

JEDEC JESD75-3

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS..

$24.00 $47.00

JEDEC JESD22-A122

POWER CYCLING..

$30.00 $59.00

JEDEC JESD84-B451

Embedded Multi-media card (e*MMC), Electrical Standard 4.51..

$142.00 $284.00

JEDEC JS709B

Joint JEDEC/ECA Standard: Definition of "Low-Halogen" for Electronic Products..

$30.00 $59.00