Provide PDF Format
JEDEC JESD 8-9B
- ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002
- standard by JEDEC Solid State Technology Association, 05/01/2002
- Publisher: JEDEC
$36.00$72.00
This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_2 logic switching range, nominally 0 V to 2.5 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. This standard has been developed particularly with the objective of providing a relatively simple upgrade path from MOS push-pull interface designs. The standard is particularly intended to improve operation in situations where busses must be isolated from relatively large stubs.
Related Products
JEDEC JESD 209A-1
Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O..
$27.00 $53.00
JEDEC JESD22-B111
BOARD LEVEL DROP TEST METHOD OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS..
$31.00 $62.00
JEDEC JESD75-5
SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS..
$27.00 $53.00