• JEDEC JESD 82-24
Provide PDF Format

Learn More

JEDEC JESD 82-24

  • DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 05/01/2007
  • Publisher: JEDEC

$36.00$72.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUB32865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications. The SSTUB32865 is identical in functionality to the SSTU32865 but specifies tighter timing characteristics and a higher application frequency of up to 410MHz.

Related Products

JEDEC JESD59

JEDEC JESD59

BOND WIRE MODELING STANDARD..

$28.00 $56.00

JEDEC JESD 37

JEDEC JESD 37

STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PER..

$38.00 $76.00

JEDEC EIA 557B

JEDEC EIA 557B

STATISTICAL PROCESS CONTROL SYSTEMS..

$37.00 $74.00

JEDEC JESD203

JEDEC JESD203

STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES..

$26.00 $51.00