Provide PDF Format
JEDEC JESD12
- SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)
- standard by JEDEC Solid State Technology Association, 06/01/1985
- Publisher: JEDEC
$27.00$54.00
The purpose of these benchmarks is to provide a common set of high level functions which serve as vehicles for comparing the performance of gate arrays implemented in any technology using any internal structure. These benchmarks effectively provide an unbiased measure of gate array vendors' ability to implement a desired complex function on a particular gate array at a known level of performance.
Related Products
JEDEC JESD 209A-1
Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O..
$27.00 $53.00
JEDEC JESD22-B111
BOARD LEVEL DROP TEST METHOD OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS..
$31.00 $62.00
JEDEC JESD75-5
SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS..
$27.00 $53.00