Provide PDF Format
JEDEC JESD18-A
- STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC
- standard by JEDEC Solid State Technology Association, 01/01/1993
- Publisher: JEDEC
$40.00$80.00
The purpose of this standard is to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. The standard covers specifications for description of '54/74FCTXXXX' series fast CMOS TTL compatible devices.
Related Products
JEDEC JESD 209A-1
Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O..
$27.00 $53.00
JEDEC JESD22-B111
BOARD LEVEL DROP TEST METHOD OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS..
$31.00 $62.00
JEDEC JESD75-5
SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS..
$27.00 $53.00