• JEDEC JESD202
Provide PDF Format

Learn More

JEDEC JESD202

  • METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE STRESS
  • standard by JEDEC Solid State Technology Association, 03/01/2006
  • Publisher: JEDEC

$31.00$61.00


This is an accelerated stress test method for determining sample estimates and their confidence limits of the median-time-to-failure, sigma, and early percentile of a log-Normal distribution, which are used to characterize the electromigration failure-time distribution of equivalent metal lines subjected to a constant current-density and temperature stress. Failure is defined as some pre-selected fractional increase in the resistance of the line under test. Analysis procedures are provided to analyze complete and singly, right-censored failure-time data. Sample calculations for complete and right-censored data are provided in Annex A. The analyses are not intended for the case when the failure distribution cannot be characterized by a single log-Normal distribution.

Related Products

JEDEC JEB 19

JEDEC JEB 19

RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS..

$26.00 $51.00

JEDEC JESD75

JEDEC JESD75

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS..

$24.00 $48.00

JEDEC JESD216A

JEDEC JESD216A

SERIAL FLASH DISCOVERABLE PARAMETERS (SFDP)..

$40.00 $80.00

JEDEC JESD229

JEDEC JESD229

Wide I/O Single Data Rate (Wide I/O SDR)..

$58.00 $116.00