Provide PDF Format
JEDEC JESD203
- STANDARD TEST LOADS FOR DUAL-SUPPLY LEVEL TRANSLATION DEVICES
- standard by JEDEC Solid State Technology Association, 11/01/2005
- Publisher: JEDEC
$26.00$51.00
This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.
Related Products
JEDEC JEP139
GUIDELINE FOR CONSTANT TEMPERATURE AGING TO CHARACTERIZE ALUMINUM INTERCONNECT METALLIZATIONS FOR ST..
$30.00 $59.00
JEDEC JESD 12-6
ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS..
$27.00 $54.00