Provide PDF Format
JEDEC JESD22-A104E
- TEMPERATURE CYCLING
- standard by JEDEC Solid State Technology Association, 10/01/2014
- Publisher: JEDEC
$30.00$59.00
This standard provides a method for determining solid state devices capability to withstand extreme temperature cycling. This standard applies to single-, dual- and triple-chamber temperature cycling and covers component and solder interconnection testing. It should be noted that this standard does not cover or apply to thermal shock chambers. This test is conducted to determine the ability of components and solder interconnects to withstand mechanical stresses induced by alternating high- and low-temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses.
Related Products
JEDEC JEP150
STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SUR..
$30.00 $60.00
JEDEC JESD82-18A
STANDARD FOR DEFINITION OF THE CUA877 AND CU2A877 PLL CLOCK DRIVERSFOR REGISTERED DDR2 DIMM APPLICAT..
$31.00 $62.00
JEDEC JESD 82-13A
DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100,..
$30.00 $59.00