• JEDEC JESD22-B109A
Provide PDF Format

Learn More

JEDEC JESD22-B109A

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 01/01/2009
  • Publisher: JEDEC

$28.00$56.00


The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test,

Related Products

JEDEC JESD 82-24

JEDEC JESD 82-24

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS..

$36.00 $72.00

JEDEC JESD212B.01

JEDEC JESD212B.01

Graphics Double Data Rate (GDDR5) SGRAM Standard..

$104.00 $208.00

JEDEC JEB 19

JEDEC JEB 19

RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS..

$26.00 $51.00

JEDEC JESD 22-A106B

JEDEC JESD 22-A106B

THERMAL SHOCK..

$26.00 $51.00