• JEDEC JESD22-B109B
Provide PDF Format

Learn More

JEDEC JESD22-B109B

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 07/01/2014
  • Publisher: JEDEC

$28.00$56.00


The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.

Related Products

JEDEC JEP118

JEDEC JEP118

GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING..

$30.00 $60.00

JEDEC JESD202

JEDEC JESD202

METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONS..

$31.00 $61.00

JEDEC JIG 101 Ed. 2.0

JEDEC JIG 101 Ed. 2.0

Material Composition Declaration for Electronic Products..

$40.00 $80.00

JEDEC J-STD-033C

JEDEC J-STD-033C

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFAC..

$37.00 $74.00