• JEDEC JESD22-B109B
Provide PDF Format

Learn More

JEDEC JESD22-B109B

  • FLIP CHIP TENSILE PULL
  • standard by JEDEC Solid State Technology Association, 07/01/2014
  • Publisher: JEDEC

$28.00$56.00


The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test.

Related Products

JEDEC JESD212B

JEDEC JESD212B

Graphics Double Data Rate (GDDR5) SGRAM Standard..

$104.00 $208.00

JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$34.00 $67.00

JEDEC JEP137B

JEDEC JEP137B

COMMON FLASH INTERFACE (CFI) IDENTIFICATION CODES..

$27.00 $53.00

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES..

$38.00 $76.00