• Your shopping cart is empty!

  • JEDEC JESD22-B112A
Provide PDF Format

Learn More

JEDEC JESD22-B112A

  • PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE
  • standard by JEDEC Solid State Technology Association, 10/01/2009
  • Publisher: JEDEC

$37.00$74.00


The purpose of this test method is to measure the deviation from uniform flatness of an integrated circuit package body for the range of environmental conditions experienced during the surface-mount soldering operation.

Product Details

Published:
10/01/2009
Number of Pages:
30
File Size:
1 file , 1 MB

Related Products

JEDEC JESD212B

JEDEC JESD212B

Graphics Double Data Rate (GDDR5) SGRAM Standard..

$104.00 $208.00

JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS..

$34.00 $67.00

JEDEC JEP137B

JEDEC JEP137B

COMMON FLASH INTERFACE (CFI) IDENTIFICATION CODES..

$27.00 $53.00

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES..

$38.00 $76.00