Provide PDF Format
JEDEC JESD235
- HIGH BANDWIDTH MEMORY (HBM) DRAM
- standard by JEDEC Solid State Technology Association, 10/01/2013
- Publisher: JEDEC
$96.00$191.00
The HBM DRAM is tightly coupled to the host compute die with a distributed interface. The interface is divided into independent channels. Each channel is completely independent of one another. Channels are not necessarily synchronous to each other. The HBM DRAM uses a wide-interface architecture to achieve high-speed, low-power operation. The HBM DRAM uses differential clock CK_t/CK_c. Commands are registered at the rising edge of CK_t, CK_c. Each channel interface maintains a 28b data bus operating at DDR data rates.
Related Products
JEDEC JESD82-21
STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS..
$30.00 $60.00
JEDEC JEP130A
GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING..
$27.00 $54.00
JEDEC JESD31D
GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES..
$34.00 $67.00
JEDEC JESD31D.01
GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES..
$34.00 $67.00