Provide PDF Format
JEDEC JESD235
- HIGH BANDWIDTH MEMORY (HBM) DRAM
- standard by JEDEC Solid State Technology Association, 10/01/2013
- Publisher: JEDEC
$96.00$191.00
The HBM DRAM is tightly coupled to the host compute die with a distributed interface. The interface is divided into independent channels. Each channel is completely independent of one another. Channels are not necessarily synchronous to each other. The HBM DRAM uses a wide-interface architecture to achieve high-speed, low-power operation. The HBM DRAM uses differential clock CK_t/CK_c. Commands are registered at the rising edge of CK_t, CK_c. Each channel interface maintains a 28b data bus operating at DDR data rates.
Related Products
JEDEC JESD24-12
THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)..
$28.00 $56.00
JEDEC JESD84-B45
Embedded Multi-media card (e*MMC), Electrical Standard (4.5 Device)..
$142.00 $284.00
JEDEC JEP65 (R1999)
TEST PROCEDURES FOR VERIFICATION OF MAXIMUM RATINGS OF POWER TRANSISTORS..
$34.00 $67.00