• Your shopping cart is empty!

  • JEDEC JESD241
Provide PDF Format

Learn More

JEDEC JESD241

  • Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities
  • standard by JEDEC Solid State Technology Association, 12/01/2015
  • Publisher: JEDEC

$37.00$74.00


This Bias Temperature Instability (BTI) stress/test procedure is proposed to provide a minimum recommendation for a simple and consistent comparison of the mean threshold voltage (Vth) BTI induced shift. The procedure enables comparison of stable and manufacturable CMOS processes and technologies in which the process variation is low and the yield is mature. Qualification and accept-reject criteria are not given in this document.

Product Details

Published:
12/01/2015
Number of Pages:
32
File Size:
1 file , 580 KB

Related Products

JEDEC JESD51-53

JEDEC JESD51-53

TERMS, DEFINITIONS AND UNITS GLOSSARY FOR LED THERMAL TESTING..

$28.00 $56.00

JEDEC JESD8-17

JEDEC JESD8-17

DRIVER SPECIFICATIONS FOR 1.8 V POWER SUPPLY POINT-TO-POINT DRIVERS..

$26.00 $51.00

JEDEC JESD419-A (R2001)

JEDEC JESD419-A (R2001)

STANDARD LIST OF VALUES TO BE USED IN SEMICONDUCTOR DEVICE SPECIFICATIONS AND REGISTRATION FORMAT..

$24.00 $48.00

JEDEC JESD75-6

JEDEC JESD75-6

PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS..

$27.00 $53.00