Provide PDF Format
JEDEC JESD28-A
- A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS
- standard by JEDEC Solid State Technology Association, 12/01/2001
- Publisher: JEDEC
$30.00$59.00
This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.
Related Products
JEDEC JESD24-12
THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)..
$28.00 $56.00
JEDEC JESD84-B45
Embedded Multi-media card (e*MMC), Electrical Standard (4.5 Device)..
$142.00 $284.00
JEDEC JEP65 (R1999)
TEST PROCEDURES FOR VERIFICATION OF MAXIMUM RATINGS OF POWER TRANSISTORS..
$34.00 $67.00