• JEDEC JESD28-A
Provide PDF Format

Learn More

JEDEC JESD28-A

  • A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS
  • standard by JEDEC Solid State Technology Association, 12/01/2001
  • Publisher: JEDEC

$30.00$59.00


This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.

Related Products

JEDEC JESD210

JEDEC JESD210

AVALANCHE BREAKDOWN DIODE (ABD) TRANSIENT VOLTAGE SUPPRESSORS..

$36.00 $72.00

JEDEC JESD 8-22

JEDEC JESD 8-22

HSUL_12 LPDDR2 I/O..

$36.00 $72.00

JEDEC JS-001A-2011

JEDEC JS-001A-2011

ELECTROSTATIC DISCHARGE SENSITIVITY TESTING, HUMAN BODY MODEL (HBM) - COMPONENT LEVEL..

$35.00 $69.00

JEDEC JP 002

JEDEC JP 002

CURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE..

$36.00 $72.00