Provide PDF Format
JEDEC JESD47H
- STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
- standard by JEDEC Solid State Technology Association, 02/01/2011
- Publisher: JEDEC
$34.00$67.00
This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.
Related Products
JEDEC JESD241
Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities..
$37.00 $74.00
JEDEC JEP140 (R2006)
BEADED THERMOCOUPLE TEMPERATURE MEASUREMENT OF SEMICONDUCTOR PACKAGES..
$27.00 $54.00
