Provide PDF Format

JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
standard by JEDEC Solid State Technology Association, 04/01/2011
Publisher: JEDEC

$36.00$72.00

Description

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

Product Details

Published:: 04/01/2011
Number of Pages:: 28
File Size:: 1 file , 260 KB

Related Products

JEDEC JESD22-A105C (R2011)

POWER AND TEMPERATURE CYCLING..

$26.00 $51.00

JEDEC JESD84-B50

Embedded Multi-media card (e*MMC), Electrical Standard 5.0..

$153.00 $305.00

JEDEC JESD8-25

POD10 - 1.0 V Pseudo Open Drain Interface..

$28.00 $56.00

JEDEC JEP 148A

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ..

$39.00 $78.00