• Your shopping cart is empty!

  • JEDEC JESD51-3
Provide PDF Format

Learn More

JEDEC JESD51-3

  • LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES
  • standard by JEDEC Solid State Technology Association, 08/01/1996
  • Publisher: JEDEC

$27.00$53.00


This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

Product Details

Published:
08/01/1996
Number of Pages:
11
File Size:
1 file , 330 KB

Related Products

JEDEC JESD 320-A (R2002)

JEDEC JESD 320-A (R2002)

CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS..

$24.00 $47.00

JEDEC JEP120-A

JEDEC JEP120-A

INDEX OF TERMS DEFINED IN JEDEC PUBLICATIONS..

$71.00 $141.00

JEDEC JESD82

JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS..

$30.00 $59.00

JEDEC JESD 24-7 (R2002)

JEDEC JESD 24-7 (R2002)

ADDENDUM No. 7 to JESD24 - COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt ..

$26.00 $51.00