• JEDEC JESD52
Provide PDF Format

Learn More

JEDEC JESD52

  • STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES
  • standard by JEDEC Solid State Technology Association, 11/01/1995
  • Publisher: JEDEC

$28.00$56.00


This standard describes dc interface specifications and test environment for these devices that operate with 2.7 V to 3.6 V power supplies. The goal is to provide a consistent set of dc specifications for reference by logic suppliers and users alike.

Related Products

JEDEC JESD 209B

JEDEC JESD 209B

LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD..

$58.00 $116.00

JEDEC JESD22-A100D

JEDEC JESD22-A100D

CYCLED TEMPERATURE HUMIDITY BIAS LIFE TEST..

$27.00 $53.00

JEDEC JS 9704

JEDEC JS 9704

IPC/JEDEC-9704: Printed Wiring Board (PWB) Strain Gage Test Guideline..

$37.00 $74.00

JEDEC JESD230A

JEDEC JESD230A

NAND Flash Interface Interoperability..

$37.00 $74.00