Provide PDF Format
JEDEC JESD61A.01
- ISOTHERMAL ELECTROMIGRATION TEST PROCEDURE
- standard by JEDEC Solid State Technology Association, 10/01/2007
- Publisher: JEDEC
$44.00$87.00
This standard describes an algorithm for the execution of the isothermal test, using computer-controlled instrumentation. The primary use of this test is for the monitoring of microelectronic metallization lines at wafer level (1) in process development, to evaluate process options, (2) in manufacturing, to monitor metallization reliability and (3) to monitor/evaluate process equipment. While it is developed as a fast WLR test, it can also be an effective tool for complementing the reliability data obtained through the standard package level electromigration test.
Related Products
JEDEC JESD51-7
HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES..
$27.00 $53.00
JEDEC JESD82-4B
STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKE..
$30.00 $59.00
JEDEC JEP163
SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS..
$36.00 $72.00