• Your shopping cart is empty!

  • JEDEC JESD71
Provide PDF Format

Learn More

JEDEC JESD71

  • STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)
  • standard by JEDEC Solid State Technology Association, 08/01/1999
  • Publisher: JEDEC

$44.00$87.00


STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.

Product Details

Published:
08/01/1999
Number of Pages:
48
File Size:
1 file , 400 KB

Related Products

JEDEC JESD76-2

JEDEC JESD76-2

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)..

$24.00 $48.00

JEDEC JESD 24

JEDEC JESD 24

POWER MOSFETS..

$46.00 $91.00

JEDEC JESD22-B106D

JEDEC JESD22-B106D

RESISTANCE TO SOLDER SHOCK FOR THROUGH-HOLE MOUNTED DEVICES..

$27.00 $53.00

JEDEC JESD82-17

JEDEC JESD82-17

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM AP..

$37.00 $74.00