• JEDEC JESD75-6
Provide PDF Format

Learn More

JEDEC JESD75-6

  • PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS
  • standard by JEDEC Solid State Technology Association, 03/01/2006
  • Publisher: JEDEC

$27.00$53.00


This standard defines device pinouts for 14-, 16-, 20-, and 24-lead logic functions. This pinout standard specifically applies to the conversion of DIP-packaged logic devices to PSO-N/PQFN packages logic devices. The purpose of this standard is to provide a pinout standard for 14-, 16-, 20-, and 24-lead logic devices offered in 14-, 16-, 20-, and 24-lead PSO-N/PQFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Related Products

JEDEC JESD 370B (R2003)

JEDEC JESD 370B (R2003)

DESIGNATION SYSTEM FOR SEMICONDUCTOR DEVICES..

$27.00 $54.00

JEDEC JESD51-13

JEDEC JESD51-13

Glossary of Thermal Measurement Terms and Definitions..

$27.00 $54.00

JEDEC JESD340 (R2009)

JEDEC JESD340 (R2009)

STANDARD FOR THE MEASUREMENT OF CRE..

$27.00 $54.00

JEDEC JS 9704

JEDEC JS 9704

IPC/JEDEC-9704: Printed Wiring Board (PWB) Strain Gage Test Guideline..

$37.00 $74.00