• Your shopping cart is empty!

  • JEDEC JESD8-15A
Provide PDF Format

Learn More

JEDEC JESD8-15A

  • STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)
  • standard by JEDEC Solid State Technology Association, 09/01/2003
  • Publisher: JEDEC

$31.00$62.00


This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_18 logic switching range, nominally 0 V to 1.8 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. The VDD value is not specified in this standard; however VDD and VDDQ will have the same voltage level in many cases.

Product Details

Published:
09/01/2003
Number of Pages:
21
File Size:
1 file , 290 KB

Related Products

JEDEC JESD22-B110B

JEDEC JESD22-B110B

Mechanical Shock - Component and Subassembly..

$27.00 $54.00

JEDEC JESD 12-2

JEDEC JESD 12-2

ADDENDUM No. 2 to JESD12 - STANDARD FOR CELL-BASED INTEGRATED CIRCUIT BENCHMARK SET..

$39.00 $78.00

JEDEC JESD219A

JEDEC JESD219A

Solid-State Drive (SSD) Endurance Workloads..

$34.00 $67.00

JEDEC JEP179

JEDEC JEP179

DDR2 SPD INTERPRETATION OF TEMPERATURE RANGE AND (SELF-) REFRESH OPERATION..

$26.00 $51.00