• Your shopping cart is empty!

  • JEDEC JESD8-4
Provide PDF Format

Learn More

JEDEC JESD8-4

  • ADDENDUM No. 4 to JESD8 - CENTER-TAP-TERMINATED (CTT) INTERFACE LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 11/01/1993
  • Publisher: JEDEC

$24.00$48.00


This Addendum No. 4 to JEDEC Standard No. 8 defines the dc input and output specifications for a low-level, high-speed interface for integrated devices that can be a super-set of LVCMOS and LVTTL.

Product Details

Published:
11/01/1993
Number of Pages:
8
File Size:
1 file , 110 KB

Related Products

JEDEC JESD76-2

JEDEC JESD76-2

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)..

$24.00 $48.00

JEDEC JESD 24

JEDEC JESD 24

POWER MOSFETS..

$46.00 $91.00

JEDEC JESD22-B106D

JEDEC JESD22-B106D

RESISTANCE TO SOLDER SHOCK FOR THROUGH-HOLE MOUNTED DEVICES..

$27.00 $53.00

JEDEC JESD82-17

JEDEC JESD82-17

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM AP..

$37.00 $74.00