• JEDEC JESD8-6
Provide PDF Format

Learn More

JEDEC JESD8-6

  • ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/1995
  • Publisher: JEDEC

$30.00$60.00


This standard is a 1.5 volt high performance CMOS-based interface document suitable for high I/O count CMOS and BiCMOS devices operating at frequencies in excess of 200 Mhz.

Related Products

JEDEC JESD 23

JEDEC JESD 23

TEST METHODS AND CHARACTER DESIGNATION FOR LIQUID CRYSTAL DEVICES:  ..

$37.00 $74.00

JEDEC JESD72 (R2007)

JEDEC JESD72 (R2007)

TEST METHODS AND ACCEPTANCE PROCEDURES FOR THE EVALUATION OF POLYMERIC MATERIALS..

$34.00 $67.00

JEDEC JEP155A.01

JEDEC JEP155A.01

RECOMMENDED ESD TARGET LEVELS FOR HBM/MM QUALIFICATION..

$46.00 $91.00

JEDEC JESD22-B110B

JEDEC JESD22-B110B

Mechanical Shock - Component and Subassembly..

$27.00 $54.00