• JEDEC JESD8-6
Provide PDF Format

Learn More

JEDEC JESD8-6

  • ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/1995
  • Publisher: JEDEC

$30.00$60.00


This standard is a 1.5 volt high performance CMOS-based interface document suitable for high I/O count CMOS and BiCMOS devices operating at frequencies in excess of 200 Mhz.

Related Products

JEDEC JESD 37

JEDEC JESD 37

STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PER..

$38.00 $76.00

JEDEC JESD73-3

JEDEC JESD73-3

STANDARD FOR DESCRIPTION OF 3867 - 2.5 V, SINGLE 10-BIT, 2-PORT, DDR FET SWITCH..

$26.00 $51.00

JEDEC JESD223B

JEDEC JESD223B

Universal Flash Storage Host Controller Interface (UFSHCI)..

$46.00 $91.00

JEDEC JEP142 (R2009)

JEDEC JEP142 (R2009)

GUIDELINE FOR OBTAINING AND ACCEPTING MATERIAL FOR USE IN HYBRID / MCM PRODUCTS..

$36.00 $72.00