• JEDEC JESD8-6
Provide PDF Format

Learn More

JEDEC JESD8-6

  • ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/1995
  • Publisher: JEDEC

$30.00$60.00


This standard is a 1.5 volt high performance CMOS-based interface document suitable for high I/O count CMOS and BiCMOS devices operating at frequencies in excess of 200 Mhz.

Related Products

JEDEC JESD 22-B114

JEDEC JESD 22-B114

MARK LEGIBILITY..

$27.00 $54.00

JEDEC JESD 82-23

JEDEC JESD 82-23

DEFINITION OF the SSTUA32S869 AND SSTUA32D869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATI..

$37.00 $74.00

JEDEC JEP103A (R2003)

JEDEC JEP103A (R2003)

SUGGESTED PRODUCT-DOCUMENTATION, CLASSIFICATIONS, AND DISCLAIMERS..

$24.00 $48.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00