• Your shopping cart is empty!

  • JEDEC JESD8-8
Provide PDF Format

Learn More

JEDEC JESD8-8

  • ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/1996
  • Publisher: JEDEC

$30.00$59.00


This standard is a result of a major effort by the JC-16 Committee to develop a high performance CMOS-based interface suitable for high speed main memory applications in excess of 125 MHz.

Product Details

Published:
08/01/1996
Number of Pages:
18
File Size:
1 file , 1.2 MB

Related Products

JEDEC JESD79-3-3

JEDEC JESD79-3-3

Addendum No. 1 to 3D Stacked SDRAM..

$58.00 $116.00

JEDEC JESD 24-2 (R2002)

JEDEC JESD 24-2 (R2002)

ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD..

$27.00 $53.00

JEDEC JESD8C.01

JEDEC JESD8C.01

INTERFACE STANDARD FOR NOMINAL 3.0 V/3.3 V SUPPLY DIGITAL INTEGRATED CIRCUITS..

$28.00 $56.00

JEDEC JESD205

JEDEC JESD205

FBDIMM STANDARD: DDR2 SDRAM FULLY BUFFERED DIMM (FBDIMM) DESIGN SPECIFICATION..

$96.00 $191.00