Provide PDF Format
JEDEC JESD82-11
- DEFINITION OF 'CU878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
- standard by JEDEC Solid State Technology Association, 09/01/2004
- Publisher: JEDEC
$30.00$60.00
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a ¿¿CU878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a ¿¿CU878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Related Products
JEDEC JESD 37
STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PER..
$38.00 $76.00
JEDEC JESD73-3
STANDARD FOR DESCRIPTION OF 3867 - 2.5 V, SINGLE 10-BIT, 2-PORT, DDR FET SWITCH..
$26.00 $51.00
JEDEC JEP142 (R2009)
GUIDELINE FOR OBTAINING AND ACCEPTING MATERIAL FOR USE IN HYBRID / MCM PRODUCTS..
$36.00 $72.00