Provide PDF Format
JEDEC JESD82-15
- STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
- standard by JEDEC Solid State Technology Association, 11/01/2005
- Publisher: JEDEC
$31.00$62.00
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Related Products
JEDEC JESD84-B41
MULTIMEDIACARD (MMC) ELECTRICAL STANDARD, STANDARD CAPACITY (MMCA, 4.1)..
$104.00 $208.00
JEDEC JEP153A
CHARACTERIZATION AND MONITORING OF THERMAL STRESS TEST OVEN TEMPURATURES..
$30.00 $60.00
JEDEC JESD22-B112A
PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE..
$37.00 $74.00
JEDEC JESD51-9
TEST BOARDS FOR AREA ARRAY SURFACE MOUNT PACKAGE THERMAL MEASUREMENTS..
$30.00 $60.00