• Your shopping cart is empty!

  • JEDEC JESD82-16A
Provide PDF Format

Learn More

JEDEC JESD82-16A

  • DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 05/01/2007
  • Publisher: JEDEC

$40.00$80.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTUA32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Product Details

Published:
05/01/2007
Number of Pages:
43
File Size:
1 file , 350 KB

Related Products

JEDEC JESD2

JEDEC JESD2

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS..

$27.00 $53.00

JEDEC JESD 435 (R2009)

JEDEC JESD 435 (R2009)

STANDARD FOR THE MEASUREMENT OF SMALL-SIGNAL TRANSISTOR SCATTERING PARAMETERS..

$31.00 $62.00

JEDEC JESD79-3-3

JEDEC JESD79-3-3

Addendum No. 1 to 3D Stacked SDRAM..

$58.00 $116.00

JEDEC JEP134

JEDEC JEP134

GUIDELINES FOR PREPARING CUSTOMER-SUPPLIED BACKGROUND INFORMATION RELATING TO A SEMICONDUCTOR-DEVICE..

$28.00 $56.00