• JEDEC JESD82-16A
Provide PDF Format

Learn More

JEDEC JESD82-16A

  • DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 05/01/2007
  • Publisher: JEDEC

$40.00$80.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTUA32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Related Products

JEDEC JESD 22-B114

JEDEC JESD 22-B114

MARK LEGIBILITY..

$27.00 $54.00

JEDEC JESD 82-23

JEDEC JESD 82-23

DEFINITION OF the SSTUA32S869 AND SSTUA32D869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATI..

$37.00 $74.00

JEDEC JEP103A (R2003)

JEDEC JEP103A (R2003)

SUGGESTED PRODUCT-DOCUMENTATION, CLASSIFICATIONS, AND DISCLAIMERS..

$24.00 $48.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00