• Your shopping cart is empty!

  • JEDEC JESD82-6A
Provide PDF Format

Learn More

JEDEC JESD82-6A

  • DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 11/01/2004
  • Publisher: JEDEC

$30.00$59.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTV32852 24-bit to 48-bit SSTL_2 registered buffer for stacked DDR DIMM applications. The purpose is to provide a standard for the SSTV32852 logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Product Details

Published:
11/01/2004
Number of Pages:
17
File Size:
1 file , 180 KB

Related Products

JEDEC JEP118

JEDEC JEP118

GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING..

$30.00 $60.00

JEDEC JESD202

JEDEC JESD202

METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONS..

$31.00 $61.00

JEDEC JIG 101 Ed. 2.0

JEDEC JIG 101 Ed. 2.0

Material Composition Declaration for Electronic Products..

$40.00 $80.00

JEDEC J-STD-033C

JEDEC J-STD-033C

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFAC..

$37.00 $74.00