Provide PDF Format
JEDEC JESD82-8.01
- STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
- standard by JEDEC Solid State Technology Association, 02/01/2004
- Publisher: JEDEC
$30.00$60.00
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CU877 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CU877 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. This document includes minor editorial changes as noted in Annex A, page 16.
Related Products
JEDEC JESD202
METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONS..
$31.00 $61.00
JEDEC J-STD-033C
JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFAC..
$37.00 $74.00