• JEDEC JESD82-8.01
Provide PDF Format

Learn More

JEDEC JESD82-8.01

  • STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 02/01/2004
  • Publisher: JEDEC

$30.00$60.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CU877 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CU877 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. This document includes minor editorial changes as noted in Annex A, page 16.

Related Products

JEDEC JEP156

JEDEC JEP156

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION..

$34.00 $67.00

JEDEC JESD22-A109B

JEDEC JESD22-A109B

HERMETICITY..

$24.00 $48.00

JEDEC JESD22-B115A.01

JEDEC JESD22-B115A.01

SOLDER BALL PULL..

$34.00 $67.00

JEDEC JESD51-12

JEDEC JESD51-12

GUIDELINES FOR REPORTING AND USING ELECTRONIC PACKAGE THERMAL INFORMATION..

$31.00 $62.00