Provide PDF Format
JEDEC JESD89-1A
- TEST METHOD FOR REAL-TIME SOFT ERROR RATE
- standard by JEDEC Solid State Technology Association, 10/01/2007
- Publisher: JEDEC
$28.00$56.00
This test is used to determine the Soft Error Rate (SER) of solid state volatile memory arrays and bistable logic elements (e.g. flip-flops) for errors which require no more than re-reading or re-writing to correct and as used in terrestrial environments. It simulates the operating condition of the device and is used for qualification, characterization, or reliability monitoring. This test is intended for execution in ambient conditions without the artificial introduction of radiation sources.
Related Products
JEDEC JESD76-2
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (NORMAL RANGE OPERATION)..
$24.00 $48.00
JEDEC JESD82-17
DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM AP..
$37.00 $74.00