• JEDEC JESD89-1A
Provide PDF Format

Learn More

JEDEC JESD89-1A

  • TEST METHOD FOR REAL-TIME SOFT ERROR RATE
  • standard by JEDEC Solid State Technology Association, 10/01/2007
  • Publisher: JEDEC

$28.00$56.00


This test is used to determine the Soft Error Rate (SER) of solid state volatile memory arrays and bistable logic elements (e.g. flip-flops) for errors which require no more than re-reading or re-writing to correct and as used in terrestrial environments. It simulates the operating condition of the device and is used for qualification, characterization, or reliability monitoring. This test is intended for execution in ambient conditions without the artificial introduction of radiation sources.

Related Products

JEDEC JEP115 (R1999)

JEDEC JEP115 (R1999)

POWER MOSFET ELECTRICAL DOSE RATE TEST METHOD..

$27.00 $53.00

JEDEC JESD22-B115A.01

JEDEC JESD22-B115A.01

SOLDER BALL PULL..

$34.00 $67.00

JEDEC JESD84-B451

JEDEC JESD84-B451

Embedded Multi-media card (e*MMC), Electrical Standard 4.51..

$142.00 $284.00

JEDEC JEP132 (R2007)

JEDEC JEP132 (R2007)

PROCESS CHARACTERIZATION GUIDELINE..

$38.00 $76.00