Provide PDF Format
JEDEC JESD89-1A
- TEST METHOD FOR REAL-TIME SOFT ERROR RATE
- standard by JEDEC Solid State Technology Association, 10/01/2007
- Publisher: JEDEC
$28.00$56.00
This test is used to determine the Soft Error Rate (SER) of solid state volatile memory arrays and bistable logic elements (e.g. flip-flops) for errors which require no more than re-reading or re-writing to correct and as used in terrestrial environments. It simulates the operating condition of the device and is used for qualification, characterization, or reliability monitoring. This test is intended for execution in ambient conditions without the artificial introduction of radiation sources.
Related Products
JEDEC JESD22-A117C
ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST..
$31.00 $62.00
JEDEC JEP142 (R2009)
GUIDELINE FOR OBTAINING AND ACCEPTING MATERIAL FOR USE IN HYBRID / MCM PRODUCTS..
$36.00 $72.00
JEDEC JP001A
FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)..
$44.00 $87.00
